pnx4008_wdt.c 7.1 KB
Newer Older
1 2 3 4 5 6
/*
 * drivers/char/watchdog/pnx4008_wdt.c
 *
 * Watchdog driver for PNX4008 board
 *
 * Authors: Dmitry Chigirev <source@mvista.com>,
7
 *	    Vitaly Wool <vitalywool@gmail.com>
8 9 10
 * Based on sa1100 driver,
 * Copyright (C) 2000 Oleg Drokin <green@crimea.edu>
 *
11 12 13 14 15 16 17
 * 2005-2006 (c) MontaVista Software, Inc.
 *
 * (C) 2012 Wolfram Sang, Pengutronix
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2. This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
18 19
 */

20 21
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

22 23 24 25 26 27 28
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/watchdog.h>
#include <linux/platform_device.h>
#include <linux/clk.h>
29
#include <linux/spinlock.h>
30
#include <linux/io.h>
31
#include <linux/slab.h>
32
#include <linux/err.h>
33
#include <linux/of.h>
34 35
#include <linux/delay.h>
#include <linux/reboot.h>
36
#include <mach/hardware.h>
37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

/* WatchDog Timer - Chapter 23 Page 207 */

#define DEFAULT_HEARTBEAT 19
#define MAX_HEARTBEAT     60

/* Watchdog timer register set definition */
#define WDTIM_INT(p)     ((p) + 0x0)
#define WDTIM_CTRL(p)    ((p) + 0x4)
#define WDTIM_COUNTER(p) ((p) + 0x8)
#define WDTIM_MCTRL(p)   ((p) + 0xC)
#define WDTIM_MATCH0(p)  ((p) + 0x10)
#define WDTIM_EMR(p)     ((p) + 0x14)
#define WDTIM_PULSE(p)   ((p) + 0x18)
#define WDTIM_RES(p)     ((p) + 0x1C)

/* WDTIM_INT bit definitions */
#define MATCH_INT      1

/* WDTIM_CTRL bit definitions */
#define COUNT_ENAB     1
58 59
#define RESET_COUNT    (1 << 1)
#define DEBUG_EN       (1 << 2)
60 61 62 63

/* WDTIM_MCTRL bit definitions */
#define MR0_INT        1
#undef  RESET_COUNT0
64 65 66 67 68 69
#define RESET_COUNT0   (1 << 2)
#define STOP_COUNT0    (1 << 2)
#define M_RES1         (1 << 3)
#define M_RES2         (1 << 4)
#define RESFRC1        (1 << 5)
#define RESFRC2        (1 << 6)
70 71 72

/* WDTIM_EMR bit definitions */
#define EXT_MATCH0      1
73
#define MATCH_OUTPUT_HIGH (2 << 4)	/*a MATCH_CTRL setting */
74 75 76 77 78 79

/* WDTIM_RES bit definitions */
#define WDOG_RESET      1	/* read only */

#define WDOG_COUNTER_RATE 13000000	/*the counter clock is 13 MHz fixed */

Wim Van Sebroeck's avatar
Wim Van Sebroeck committed
80
static bool nowayout = WATCHDOG_NOWAYOUT;
81
static unsigned int heartbeat = DEFAULT_HEARTBEAT;
82

83
static DEFINE_SPINLOCK(io_lock);
84
static void __iomem	*wdt_base;
85
static struct clk	*wdt_clk;
86

87
static int pnx4008_wdt_start(struct watchdog_device *wdd)
88
{
89 90
	spin_lock(&io_lock);

91
	/* stop counter, initiate counter reset */
92
	writel(RESET_COUNT, WDTIM_CTRL(wdt_base));
93
	/*wait for reset to complete. 100% guarantee event */
94
	while (readl(WDTIM_COUNTER(wdt_base)))
95
		cpu_relax();
96
	/* internal and external reset, stop after that */
97
	writel(M_RES2 | STOP_COUNT0 | RESET_COUNT0, WDTIM_MCTRL(wdt_base));
98
	/* configure match output */
99
	writel(MATCH_OUTPUT_HIGH, WDTIM_EMR(wdt_base));
100
	/* clear interrupt, just in case */
101
	writel(MATCH_INT, WDTIM_INT(wdt_base));
102
	/* the longest pulse period 65541/(13*10^6) seconds ~ 5 ms. */
103
	writel(0xFFFF, WDTIM_PULSE(wdt_base));
104
	writel(wdd->timeout * WDOG_COUNTER_RATE, WDTIM_MATCH0(wdt_base));
105
	/*enable counter, stop when debugger active */
106
	writel(COUNT_ENAB | DEBUG_EN, WDTIM_CTRL(wdt_base));
107 108

	spin_unlock(&io_lock);
109
	return 0;
110 111
}

112
static int pnx4008_wdt_stop(struct watchdog_device *wdd)
113
{
114 115
	spin_lock(&io_lock);

116
	writel(0, WDTIM_CTRL(wdt_base));	/*stop counter */
117 118

	spin_unlock(&io_lock);
119
	return 0;
120 121
}

122 123
static int pnx4008_wdt_set_timeout(struct watchdog_device *wdd,
				    unsigned int new_timeout)
124
{
125
	wdd->timeout = new_timeout;
126
	return 0;
127 128
}

129 130 131
static int pnx4008_restart_handler(struct watchdog_device *wdd,
				   unsigned long mode, void *cmd)
{
132 133 134 135 136 137 138 139 140 141 142 143 144 145 146
	const char *boot_cmd = cmd;

	/*
	 * Verify if a "cmd" passed from the userspace program rebooting
	 * the system; if available, handle it.
	 * - For details, see the 'reboot' syscall in kernel/reboot.c
	 * - If the received "cmd" is not supported, use the default mode.
	 */
	if (boot_cmd) {
		if (boot_cmd[0] == 'h')
			mode = REBOOT_HARD;
		else if (boot_cmd[0] == 's')
			mode = REBOOT_SOFT;
	}

147 148 149 150 151 152 153 154 155 156
	if (mode == REBOOT_SOFT) {
		/* Force match output active */
		writel(EXT_MATCH0, WDTIM_EMR(wdt_base));
		/* Internal reset on match output (RESOUT_N not asserted) */
		writel(M_RES1, WDTIM_MCTRL(wdt_base));
	} else {
		/* Instant assert of RESETOUT_N with pulse length 1mS */
		writel(13000, WDTIM_PULSE(wdt_base));
		writel(M_RES2 | RESFRC1 | RESFRC2, WDTIM_MCTRL(wdt_base));
	}
157 158 159 160 161 162 163

	/* Wait for watchdog to reset system */
	mdelay(1000);

	return NOTIFY_DONE;
}

164
static const struct watchdog_info pnx4008_wdt_ident = {
165 166 167 168 169
	.options = WDIOF_CARDRESET | WDIOF_MAGICCLOSE |
	    WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING,
	.identity = "PNX4008 Watchdog",
};

170
static const struct watchdog_ops pnx4008_wdt_ops = {
171
	.owner = THIS_MODULE,
172 173 174
	.start = pnx4008_wdt_start,
	.stop = pnx4008_wdt_stop,
	.set_timeout = pnx4008_wdt_set_timeout,
175
	.restart = pnx4008_restart_handler,
176 177
};

178 179 180
static struct watchdog_device pnx4008_wdd = {
	.info = &pnx4008_wdt_ident,
	.ops = &pnx4008_wdt_ops,
181
	.timeout = DEFAULT_HEARTBEAT,
182 183
	.min_timeout = 1,
	.max_timeout = MAX_HEARTBEAT,
184 185
};

186
static int pnx4008_wdt_probe(struct platform_device *pdev)
187
{
188 189
	struct resource *r;
	int ret = 0;
190

191
	watchdog_init_timeout(&pnx4008_wdd, heartbeat, &pdev->dev);
192

193
	r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
194 195 196
	wdt_base = devm_ioremap_resource(&pdev->dev, r);
	if (IS_ERR(wdt_base))
		return PTR_ERR(wdt_base);
197

198
	wdt_clk = devm_clk_get(&pdev->dev, NULL);
199 200
	if (IS_ERR(wdt_clk))
		return PTR_ERR(wdt_clk);
201

202
	ret = clk_prepare_enable(wdt_clk);
203
	if (ret)
204
		return ret;
205

206
	pnx4008_wdd.bootstatus = (readl(WDTIM_RES(wdt_base)) & WDOG_RESET) ?
207
			WDIOF_CARDRESET : 0;
208
	pnx4008_wdd.parent = &pdev->dev;
209
	watchdog_set_nowayout(&pnx4008_wdd, nowayout);
210
	watchdog_set_restart_priority(&pnx4008_wdd, 128);
211 212

	pnx4008_wdt_stop(&pnx4008_wdd);	/* disable for now */
213

214
	ret = watchdog_register_device(&pnx4008_wdd);
215
	if (ret < 0) {
216 217
		dev_err(&pdev->dev, "cannot register watchdog device\n");
		goto disable_clk;
218 219
	}

220
	dev_info(&pdev->dev, "heartbeat %d sec\n", pnx4008_wdd.timeout);
221 222 223

	return 0;

224
disable_clk:
225
	clk_disable_unprepare(wdt_clk);
226 227 228
	return ret;
}

229
static int pnx4008_wdt_remove(struct platform_device *pdev)
230
{
231
	watchdog_unregister_device(&pnx4008_wdd);
232

233
	clk_disable_unprepare(wdt_clk);
234

235 236 237
	return 0;
}

238 239 240 241 242 243 244 245
#ifdef CONFIG_OF
static const struct of_device_id pnx4008_wdt_match[] = {
	{ .compatible = "nxp,pnx4008-wdt" },
	{ }
};
MODULE_DEVICE_TABLE(of, pnx4008_wdt_match);
#endif

246 247
static struct platform_driver platform_wdt_driver = {
	.driver = {
248
		.name = "pnx4008-watchdog",
249
		.of_match_table = of_match_ptr(pnx4008_wdt_match),
250 251
	},
	.probe = pnx4008_wdt_probe,
252
	.remove = pnx4008_wdt_remove,
253 254
};

255
module_platform_driver(platform_wdt_driver);
256 257

MODULE_AUTHOR("MontaVista Software, Inc. <source@mvista.com>");
258
MODULE_AUTHOR("Wolfram Sang <kernel@pengutronix.de>");
259 260
MODULE_DESCRIPTION("PNX4008 Watchdog Driver");

261
module_param(heartbeat, uint, 0);
262 263 264 265 266
MODULE_PARM_DESC(heartbeat,
		 "Watchdog heartbeat period in seconds from 1 to "
		 __MODULE_STRING(MAX_HEARTBEAT) ", default "
		 __MODULE_STRING(DEFAULT_HEARTBEAT));

Wim Van Sebroeck's avatar
Wim Van Sebroeck committed
267
module_param(nowayout, bool, 0);
268 269 270 271
MODULE_PARM_DESC(nowayout,
		 "Set to 1 to keep watchdog running after device release");

MODULE_LICENSE("GPL");
272
MODULE_ALIAS("platform:pnx4008-watchdog");