Kconfig 14 KB
Newer Older
1 2
#
#	EDAC Kconfig
3
#	Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com
4
#	Licensed and distributed under the GPL
5 6 7

config EDAC_ATOMIC_SCRUB
	bool
8

9 10 11
config EDAC_SUPPORT
	bool

12
menuconfig EDAC
13
	bool "EDAC (Error Detection And Correction) reporting"
14
	depends on HAS_IOMEM && EDAC_SUPPORT
15 16 17
	help
	  EDAC is designed to report errors in the core system.
	  These are low-level errors that are reported in the CPU or
18 19 20
	  supporting chipset or other subsystems:
	  memory errors, cache errors, PCI errors, thermal throttling, etc..
	  If unsure, select 'Y'.
21

22 23 24 25 26 27 28 29 30 31 32 33
	  If this code is reporting problems on your system, please
	  see the EDAC project web pages for more information at:

	  <http://bluesmoke.sourceforge.net/>

	  and:

	  <http://buttersideup.com/edacwiki>

	  There is also a mailing list for the EDAC project, which can
	  be found via the sourceforge page.

34
if EDAC
35

36 37 38 39 40 41 42 43
config EDAC_LEGACY_SYSFS
	bool "EDAC legacy sysfs"
	default y
	help
	  Enable the compatibility sysfs nodes.
	  Use 'Y' if your edac utilities aren't ported to work with the newer
	  structures.

44 45 46
config EDAC_DEBUG
	bool "Debugging"
	help
47 48 49 50
	  This turns on debugging information for the entire EDAC subsystem.
	  You do so by inserting edac_module with "edac_debug_level=x." Valid
	  levels are 0-4 (from low to high) and by default it is set to 2.
	  Usually you should select 'N' here.
51

52
config EDAC_DECODE_MCE
53
	tristate "Decode MCEs in human-readable form (only on AMD for now)"
54
	depends on CPU_SUP_AMD && X86_MCE_AMD
55 56 57
	default y
	---help---
	  Enable this option if you want to decode Machine Check Exceptions
Lucas De Marchi's avatar
Lucas De Marchi committed
58
	  occurring on your machine in human-readable form.
59 60 61 62 63

	  You should definitely say Y here in case you want to decode MCEs
	  which occur really early upon boot, before the module infrastructure
	  has been initialized.

64 65
config EDAC_MM_EDAC
	tristate "Main Memory EDAC (Error Detection And Correction) reporting"
66
	select RAS
67 68 69 70 71 72 73 74
	help
	  Some systems are able to detect and correct errors in main
	  memory.  EDAC can report statistics on memory error
	  detection and correction (EDAC - or commonly referred to ECC
	  errors).  EDAC will also try to decode where these errors
	  occurred so that a particular failing memory module can be
	  replaced.  If unsure, select 'Y'.

75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97
config EDAC_GHES
	bool "Output ACPI APEI/GHES BIOS detected errors via EDAC"
	depends on ACPI_APEI_GHES && (EDAC_MM_EDAC=y)
	default y
	help
	  Not all machines support hardware-driven error report. Some of those
	  provide a BIOS-driven error report mechanism via ACPI, using the
	  APEI/GHES driver. By enabling this option, the error reports provided
	  by GHES are sent to userspace via the EDAC API.

	  When this option is enabled, it will disable the hardware-driven
	  mechanisms, if a GHES BIOS is detected, entering into the
	  "Firmware First" mode.

	  It should be noticed that keeping both GHES and a hardware-driven
	  error mechanism won't work well, as BIOS will race with OS, while
	  reading the error registers. So, if you want to not use "Firmware
	  first" GHES error mechanism, you should disable GHES either at
	  compilation time or by passing "ghes.disable=1" Kernel parameter
	  at boot time.

	  In doubt, say 'Y'.

98
config EDAC_AMD64
99 100
	tristate "AMD64 (Opteron, Athlon64)"
	depends on EDAC_MM_EDAC && AMD_NB && EDAC_DECODE_MCE
101
	help
102
	  Support for error detection and correction of DRAM ECC errors on
103
	  the AMD64 families (>= K8) of memory controllers.
104 105

config EDAC_AMD64_ERROR_INJECTION
106
	bool "Sysfs HW Error injection facilities"
107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122
	depends on EDAC_AMD64
	help
	  Recent Opterons (Family 10h and later) provide for Memory Error
	  Injection into the ECC detection circuits. The amd64_edac module
	  allows the operator/user to inject Uncorrectable and Correctable
	  errors into DRAM.

	  When enabled, in each of the respective memory controller directories
	  (/sys/devices/system/edac/mc/mcX), there are 3 input files:

	  - inject_section (0..3, 16-byte section of 64-byte cacheline),
	  - inject_word (0..8, 16-bit word of 16-byte section),
	  - inject_ecc_vector (hex ecc vector: select bits of inject word)

	  In addition, there are two control files, inject_read and inject_write,
	  which trigger the DRAM ECC Read and Write respectively.
123 124 125

config EDAC_AMD76X
	tristate "AMD 76x (760, 762, 768)"
Dave Jones's avatar
Dave Jones committed
126
	depends on EDAC_MM_EDAC && PCI && X86_32
127 128 129 130 131 132
	help
	  Support for error detection and correction on the AMD 76x
	  series of chipsets used with the Athlon processor.

config EDAC_E7XXX
	tristate "Intel e7xxx (e7205, e7500, e7501, e7505)"
133
	depends on EDAC_MM_EDAC && PCI && X86_32
134 135 136 137 138
	help
	  Support for error detection and correction on the Intel
	  E7205, E7500, E7501 and E7505 server chipsets.

config EDAC_E752X
139
	tristate "Intel e752x (e7520, e7525, e7320) and 3100"
140
	depends on EDAC_MM_EDAC && PCI && X86
141 142 143 144
	help
	  Support for error detection and correction on the Intel
	  E7520, E7525, E7320 server chipsets.

145 146 147
config EDAC_I82443BXGX
	tristate "Intel 82443BX/GX (440BX/GX)"
	depends on EDAC_MM_EDAC && PCI && X86_32
148
	depends on BROKEN
149 150 151 152
	help
	  Support for error detection and correction on the Intel
	  82443BX/GX memory controllers (440BX/GX chipsets).

153 154
config EDAC_I82875P
	tristate "Intel 82875p (D82875P, E7210)"
155
	depends on EDAC_MM_EDAC && PCI && X86_32
156 157 158 159
	help
	  Support for error detection and correction on the Intel
	  DP82785P and E7210 server chipsets.

160 161 162 163 164 165 166
config EDAC_I82975X
	tristate "Intel 82975x (D82975x)"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction on the Intel
	  DP82975x server chipsets.

167 168
config EDAC_I3000
	tristate "Intel 3000/3010"
169
	depends on EDAC_MM_EDAC && PCI && X86
170 171 172 173
	help
	  Support for error detection and correction on the Intel
	  3000 and 3010 server chipsets.

174 175
config EDAC_I3200
	tristate "Intel 3200"
176
	depends on EDAC_MM_EDAC && PCI && X86
177 178 179 180
	help
	  Support for error detection and correction on the Intel
	  3200 and 3210 server chipsets.

181 182 183 184 185 186 187
config EDAC_IE31200
	tristate "Intel e312xx"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction on the Intel
	  E3-1200 based DRAM controllers.

188 189 190 191 192 193 194
config EDAC_X38
	tristate "Intel X38"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction on the Intel
	  X38 server chipsets.

195 196 197 198 199 200 201
config EDAC_I5400
	tristate "Intel 5400 (Seaburg) chipsets"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction the Intel
	  i5400 MCH chipset (Seaburg).

202 203
config EDAC_I7CORE
	tristate "Intel i7 Core (Nehalem) processors"
204
	depends on EDAC_MM_EDAC && PCI && X86 && X86_MCE_INTEL
205 206
	help
	  Support for error detection and correction the Intel
207 208 209
	  i7 Core (Nehalem) Integrated Memory Controller that exists on
	  newer processors like i7 Core, i7 Core Extreme, Xeon 35xx
	  and Xeon 55xx processors.
210

211 212
config EDAC_I82860
	tristate "Intel 82860"
213
	depends on EDAC_MM_EDAC && PCI && X86_32
214 215 216 217 218 219
	help
	  Support for error detection and correction on the Intel
	  82860 chipset.

config EDAC_R82600
	tristate "Radisys 82600 embedded chipset"
220
	depends on EDAC_MM_EDAC && PCI && X86_32
221 222 223 224
	help
	  Support for error detection and correction on the Radisys
	  82600 embedded chipset.

225 226 227 228 229 230 231
config EDAC_I5000
	tristate "Intel Greencreek/Blackford chipset"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  Greekcreek/Blackford chipsets.

232 233 234 235 236 237 238
config EDAC_I5100
	tristate "Intel San Clemente MCH"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  San Clemente MCH.

239 240 241 242 243 244 245
config EDAC_I7300
	tristate "Intel Clarksboro MCH"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  Clarksboro MCH (Intel 7300 chipset).

246
config EDAC_SBRIDGE
247
	tristate "Intel Sandy-Bridge/Ivy-Bridge/Haswell Integrated MC"
248
	depends on EDAC_MM_EDAC && PCI && X86_64 && X86_MCE_INTEL
249
	depends on PCI_MMCONFIG
250 251
	help
	  Support for error detection and correction the Intel
252
	  Sandy Bridge, Ivy Bridge and Haswell Integrated Memory Controllers.
253

254 255 256 257 258 259 260 261
config EDAC_SKX
	tristate "Intel Skylake server Integrated MC"
	depends on EDAC_MM_EDAC && PCI && X86_64 && X86_MCE_INTEL
	depends on PCI_MMCONFIG
	help
	  Support for error detection and correction the Intel
	  Skylake server Integrated Memory Controllers.

262
config EDAC_MPC85XX
263
	tristate "Freescale MPC83xx / MPC85xx"
York Sun's avatar
York Sun committed
264
	depends on EDAC_MM_EDAC && FSL_SOC
265 266
	help
	  Support for error detection and correction on the Freescale
York Sun's avatar
York Sun committed
267
	  MPC8349, MPC8560, MPC8540, MPC8548, T4240
268

269 270 271 272 273 274 275
config EDAC_LAYERSCAPE
	tristate "Freescale Layerscape DDR"
	depends on EDAC_MM_EDAC && ARCH_LAYERSCAPE
	help
	  Support for error detection and correction on Freescale memory
	  controllers on Layerscape SoCs.

276 277 278 279 280 281 282
config EDAC_MV64X60
	tristate "Marvell MV64x60"
	depends on EDAC_MM_EDAC && MV64X60
	help
	  Support for error detection and correction on the Marvell
	  MV64360 and MV64460 chipsets.

283 284 285
config EDAC_PASEMI
	tristate "PA Semi PWRficient"
	depends on EDAC_MM_EDAC && PCI
286
	depends on PPC_PASEMI
287 288 289 290
	help
	  Support for error detection and correction on PA Semi
	  PWRficient.

291 292
config EDAC_CELL
	tristate "Cell Broadband Engine memory controller"
293
	depends on EDAC_MM_EDAC && PPC_CELL_COMMON
294 295 296 297
	help
	  Support for error detection and correction on the
	  Cell Broadband Engine internal memory controller
	  on platform without a hypervisor
298

299 300 301 302 303 304 305 306 307
config EDAC_PPC4XX
	tristate "PPC4xx IBM DDR2 Memory Controller"
	depends on EDAC_MM_EDAC && 4xx
	help
	  This enables support for EDAC on the ECC memory used
	  with the IBM DDR2 memory controller found in various
	  PowerPC 4xx embedded processors such as the 405EX[r],
	  440SP, 440SPe, 460EX, 460GT and 460SX.

308 309
config EDAC_AMD8131
	tristate "AMD8131 HyperTransport PCI-X Tunnel"
310
	depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
311 312 313
	help
	  Support for error detection and correction on the
	  AMD8131 HyperTransport PCI-X Tunnel chip.
314 315
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
316

317 318
config EDAC_AMD8111
	tristate "AMD8111 HyperTransport I/O Hub"
319
	depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
320 321 322
	help
	  Support for error detection and correction on the
	  AMD8111 HyperTransport I/O Hub chip.
323 324
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
325

326 327 328 329 330 331 332 333 334
config EDAC_CPC925
	tristate "IBM CPC925 Memory Controller (PPC970FX)"
	depends on EDAC_MM_EDAC && PPC64
	help
	  Support for error detection and correction on the
	  IBM CPC925 Bridge and Memory Controller, which is
	  a companion chip to the PowerPC 970 family of
	  processors.

335 336 337 338 339 340 341 342
config EDAC_TILE
	tristate "Tilera Memory Controller"
	depends on EDAC_MM_EDAC && TILE
	default y
	help
	  Support for error detection and correction on the
	  Tilera memory controller.

343 344 345 346 347 348 349
config EDAC_HIGHBANK_MC
	tristate "Highbank Memory Controller"
	depends on EDAC_MM_EDAC && ARCH_HIGHBANK
	help
	  Support for error detection and correction on the
	  Calxeda Highbank memory controller.

350 351 352 353 354 355 356
config EDAC_HIGHBANK_L2
	tristate "Highbank L2 Cache"
	depends on EDAC_MM_EDAC && ARCH_HIGHBANK
	help
	  Support for error detection and correction on the
	  Calxeda Highbank memory controller.

357 358 359 360 361 362 363 364 365
config EDAC_OCTEON_PC
	tristate "Cavium Octeon Primary Caches"
	depends on EDAC_MM_EDAC && CPU_CAVIUM_OCTEON
	help
	  Support for error detection and correction on the primary caches of
	  the cnMIPS cores of Cavium Octeon family SOCs.

config EDAC_OCTEON_L2C
	tristate "Cavium Octeon Secondary Caches (L2C)"
366
	depends on EDAC_MM_EDAC && CAVIUM_OCTEON_SOC
367 368 369 370 371 372
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

config EDAC_OCTEON_LMC
	tristate "Cavium Octeon DRAM Memory Controller (LMC)"
373
	depends on EDAC_MM_EDAC && CAVIUM_OCTEON_SOC
374 375 376 377 378 379
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

config EDAC_OCTEON_PCI
	tristate "Cavium Octeon PCI Controller"
380
	depends on EDAC_MM_EDAC && PCI && CAVIUM_OCTEON_SOC
381 382 383 384
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

385 386
config EDAC_ALTERA
	bool "Altera SOCFPGA ECC"
387
	depends on EDAC_MM_EDAC=y && ARCH_SOCFPGA
388 389
	help
	  Support for error detection and correction on the
390 391 392 393 394 395
	  Altera SOCs. This must be selected for SDRAM ECC.
	  Note that the preloader must initialize the SDRAM
	  before loading the kernel.

config EDAC_ALTERA_L2C
	bool "Altera L2 Cache ECC"
396
	depends on EDAC_ALTERA=y && CACHE_L2X0
397 398 399
	help
	  Support for error detection and correction on the
	  Altera L2 cache Memory for Altera SoCs. This option
400
	  requires L2 cache.
401 402 403 404 405 406 407

config EDAC_ALTERA_OCRAM
	bool "Altera On-Chip RAM ECC"
	depends on EDAC_ALTERA=y && SRAM && GENERIC_ALLOCATOR
	help
	  Support for error detection and correction on the
	  Altera On-Chip RAM Memory for Altera SoCs.
408

409 410 411 412 413 414 415
config EDAC_ALTERA_ETHERNET
	bool "Altera Ethernet FIFO ECC"
	depends on EDAC_ALTERA=y
	help
	  Support for error detection and correction on the
	  Altera Ethernet FIFO Memory for Altera SoCs.

416 417 418 419 420 421 422
config EDAC_ALTERA_NAND
	bool "Altera NAND FIFO ECC"
	depends on EDAC_ALTERA=y && MTD_NAND_DENALI
	help
	  Support for error detection and correction on the
	  Altera NAND FIFO Memory for Altera SoCs.

423 424 425 426 427 428 429
config EDAC_ALTERA_DMA
	bool "Altera DMA FIFO ECC"
	depends on EDAC_ALTERA=y && PL330_DMA=y
	help
	  Support for error detection and correction on the
	  Altera DMA FIFO Memory for Altera SoCs.

430 431 432 433 434 435 436
config EDAC_ALTERA_USB
	bool "Altera USB FIFO ECC"
	depends on EDAC_ALTERA=y && USB_DWC2
	help
	  Support for error detection and correction on the
	  Altera USB FIFO Memory for Altera SoCs.

437 438 439 440 441 442 443
config EDAC_ALTERA_QSPI
	bool "Altera QSPI FIFO ECC"
	depends on EDAC_ALTERA=y && SPI_CADENCE_QUADSPI
	help
	  Support for error detection and correction on the
	  Altera QSPI FIFO Memory for Altera SoCs.

444 445 446 447 448 449 450
config EDAC_ALTERA_SDMMC
	bool "Altera SDMMC FIFO ECC"
	depends on EDAC_ALTERA=y && MMC_DW
	help
	  Support for error detection and correction on the
	  Altera SDMMC FIFO Memory for Altera SoCs.

451 452 453 454 455 456 457
config EDAC_SYNOPSYS
	tristate "Synopsys DDR Memory Controller"
	depends on EDAC_MM_EDAC && ARCH_ZYNQ
	help
	  Support for error detection and correction on the Synopsys DDR
	  memory controller.

458 459 460 461 462 463 464
config EDAC_XGENE
	tristate "APM X-Gene SoC"
	depends on EDAC_MM_EDAC && (ARM64 || COMPILE_TEST)
	help
	  Support for error detection and correction on the
	  APM X-Gene family of SOCs.

465
endif # EDAC