Commit 503c3941 authored by Andrzej Pietrasiewicz's avatar Andrzej Pietrasiewicz Committed by Greg Kroah-Hartman

clk: samsung: Fix m2m scaler clock on Exynos542x

[ Upstream commit c07c1a0f ]

The TOP "aclk400_mscl" clock should be kept enabled all the time
to allow proper access to power management control for MSC power
domain and devices that are a part of it. This change is required
for the scaler to work properly after domain power on/off sequence.

Fixes: 318fa46c ("clk/samsung: exynos542x: mark some clocks as critical")
Signed-off-by: 's avatarAndrzej Pietrasiewicz <andrzej.p@samsung.com>
Signed-off-by: 's avatarMarek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: 's avatarSylwester Nawrocki <s.nawrocki@samsung.com>
Signed-off-by: 's avatarSasha Levin <sashal@kernel.org>
parent a34dcf51
......@@ -987,7 +987,7 @@ static const struct samsung_gate_clock exynos5x_gate_clks[] __initconst = {
GATE(0, "aclk400_isp", "mout_user_aclk400_isp",
GATE_BUS_TOP, 16, 0, 0),
GATE(0, "aclk400_mscl", "mout_user_aclk400_mscl",
GATE_BUS_TOP, 17, 0, 0),
GATE_BUS_TOP, 17, CLK_IS_CRITICAL, 0),
GATE(0, "aclk200_disp1", "mout_user_aclk200_disp1",
GATE_BUS_TOP, 18, CLK_IS_CRITICAL, 0),
GATE(CLK_SCLK_MPHY_IXTAL24, "sclk_mphy_ixtal24", "mphy_refclk_ixtal24",
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment