Skip to content
Snippets Groups Projects

serial: zynq: Change uart initialization logic

Passed
Michal Simek created pipeline for commit 895a7866
, finished
For master
34 jobs 101 minutes 46 seconds, queued for 183 seconds