Commit 01c9857f authored by Neil Armstrong's avatar Neil Armstrong Committed by Anatolij Gustschin

video: dw-mipi-dsi: permit configuring the escape clock rate

The Amlogic D-PHY in the Amlogic AXG SoC Family does support a frequency
higher than 10MHz for the TX Escape Clock, thus make the target rate
configurable.

This is based on the Linux commit [1] and adapted to the U-Boot driver.

[1] a328ca7e4af3 ("drm/bridge: dw-mipi-dsi: permit configuring the escape clock rate")
Signed-off-by: Neil Armstrong's avatarNeil Armstrong <narmstrong@baylibre.com>
parent b53c1226
......@@ -485,15 +485,27 @@ static void dw_mipi_dsi_set_mode(struct dw_mipi_dsi *dsi,
static void dw_mipi_dsi_init_pll(struct dw_mipi_dsi *dsi)
{
const struct mipi_dsi_phy_ops *phy_ops = dsi->phy_ops;
unsigned int esc_rate;
u32 esc_clk_division;
/*
* The maximum permitted escape clock is 20MHz and it is derived from
* lanebyteclk, which is running at "lane_mbps / 8". Thus we want:
* lanebyteclk, which is running at "lane_mbps / 8".
*/
if (phy_ops->get_esc_clk_rate)
phy_ops->get_esc_clk_rate(dsi->device, &esc_rate);
else
esc_rate = 20; /* Default to 20MHz */
/*
* We want:
*
* (lane_mbps >> 3) / esc_clk_division < 20
* (lane_mbps >> 3) / esc_clk_division < X
* which is:
* (lane_mbps >> 3) / 20 > esc_clk_division
* (lane_mbps >> 3) / X > esc_clk_division
*/
u32 esc_clk_division = (dsi->lane_mbps >> 3) / 20 + 1;
esc_clk_division = (dsi->lane_mbps >> 3) / esc_rate + 1;
dsi_write(dsi, DSI_PWR_UP, RESET);
......
......@@ -123,6 +123,7 @@ struct mipi_dsi_phy_ops {
void (*post_set_mode)(void *priv_data, unsigned long mode_flags);
int (*get_timing)(void *priv_data, unsigned int lane_mbps,
struct mipi_dsi_phy_timing *timing);
void (*get_esc_clk_rate)(void *priv_data, unsigned int *esc_clk_rate);
};
/**
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment